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The experimental results of the Fowler-Nordheim characterization using poly1-poly2 capacitors on CMOS ON Semi 0.5 𝜇m
technology are presented.This characterization allows the development, design, and characterization of a new current-mode analog
nonvolatile memory. Experimental results of the memory cell architecture are presented and demonstrate the usefulness of the
proposed architecture.
1. Introduction
For decades, the floating gate MOS transistors (FG-MOS)
have been used as an important element for analog and digital
circuit design. Over the years, a wide spectrum of floating
gate devices has been proposed for analog applications. Some
of them are related to the development of analog nonvolatile
memories [1], where the storage of charge in a floating
gate (FG) cell is later used as information in voltage-mode
or current-mode. This kind of devices is very useful for
trimming in analog circuits and information storage for
artificial neural networks. Several methods have been used
for injecting or removing charge onto a floating gate: the hot
electron injection (HEI), Fowler-Nordheim tunneling (F-N)
[2], and UV conductances [3]. Over the time, many analog
nonvolatile cells have been proposed; Fujita and Amemiya
[4] present a structure that has two floating gates connected
through a high resistance ∼1 GΩ. Though it is a compact cell,
it is not achievable in standard CMOS processes, since the
integration of such high resistances is not possible.
In the paper [5], Harrison et al. present an on-chip
nonvolatile analog memory array. The design uses NMOS
transistors with N-well layer as drain in order to address high
voltages on chip. Thus, this high voltage is used to allow F-N
for programming a specific cell in the whole array. However,
the design of anNMOSwith this feature violates a design rule
related to “active to well edge” in standard CMOS technology.
Figueroa Toro [6] proposes a negative feedback floating
gate configuration with two transistors, one capacitor and
one inverter amplifier. In this case it is necessary to include
an on-chip charge pump, which is used to induce the F-N
mechanism. Hence, the design area is augmented by the need
of special circuitry.
Moreover, Diorio et al. [7] presents a structure with
two PMOS transistors. One transistor has a thin gate oxide
that tunnels at much lower voltages. The other transistor
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Figure 1: Measured tunneling current from five different capacitors
𝐼 versus E.
uses high drain voltages to induce the HEI mechanism in
order to increase the electron charge onto the floating gate.
Nevertheless, the thin oxide layer tends to degrade with the
use of the cell.Thus, the lifetime of the cell is reduced notably.
In this paper, the F-N characterization and the design of
a current-mode analog nonvolatile memory are presented.
The key element avoids the use of internal high voltages
devices (>10V) on-chip for addressing the F-N programming
mechanism.The cell design uses a single floating gate, a poly1-
poly2 injector, and a control gate. Thus, F-N tunneling is
used to charge and discharge the floating gate. The sections
of this paper are organized as follows: the next section will
explain the characterization of the F-N current in poly1-poly2
capacitors. Section 3 gives an overview of the cell design.
Section 4 reviews the simulations and the experimental
results are presented. Finally, the conclusions are presented
in Section 5.
2. F-N Characterization on
Poly1-Poly2 Capacitors
Depending on the thickness of silicon oxide, there are several
electron-transport mechanisms. The F-N tunneling is the
dominant mechanism when the oxide thickness is greater
than a few tens of nanometers and electrical fields (𝐸ox)
greater than 6 × 106 V/cm [2]. The current density (𝐽FN)
caused by the F-N tunneling through a SOS (silicon-oxide-
silicon) capacitor of area 𝐴 can be described by the following
classical equation:
𝐽FN = 𝐶FN𝐸
2
ox exp[−
4
3
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Figure 2: F-N plot J/𝐸2 versus 1/E.
where 𝐶FN is a constant, 𝐸ox is the electrical field, 𝑚
∗
ox is
the effective electron mass in the oxide, q is the electron
charge, ℎ is the normalized Planck constant, and 𝜙B is the
barrier height between conductor and isolator layer, in this
particular case, highly doped polysilicon. As depicted in
Figure 1, the 𝐼-𝐸ox curves from 5 capacitors fabricated over
5 different chips are shown. When electrical field is less than
6.3MV/cm, the current is negligible. Moreover, as electrical
field increases, electrical current also increases; this suggests
that F-N tunneling could be the dominant mechanism. To
prove that the transport mechanism is F-N tunneling, it is
necessary plot log (𝐽FN/𝐸
2
ox) versus 1/𝐸ox to obtain a straight
line as shown in Figure 2.
The proposed floating gate transistor has a tunneling
injector and a control gate (Figure 3). In this device, con-
sidering negligible parasitic capacitances, the floating gate
potential𝑉FG (potential at FG node with respect to substrate)
is approximately given by [8]
𝑉FG =
𝐶
1
𝐶
𝑇
𝑉
𝐶
+
𝐶
2
𝐶
𝑇
𝑉tun, (2)
where𝑉
𝐶
is the control gate voltage through𝐶
1
capacitor;𝑉tun
is the voltage at the charge injector that couples to the floating
gate through capacitor 𝐶
2
, and 𝐶
𝑇
is the total capacitance of
the floating gate.
For this case, the cell is designed with the condition𝐶
1
≫
𝐶
2
; thus, ratio𝐶
1
/𝐶
𝑇
≈ 1. Hence, floating gate potential𝑉FG is
practically defined by control gate potential𝑉
𝐶
; that is,𝑉FG ≈
𝑉
𝐶
.
The F-N mechanism allows injecting or extracting elec-
trons from the floating gate. As the potential difference
between the floating gate and the charge injector is enough to
achieve a critical electrical field, a current is established. The
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Figure 3: Topological design of an FGMOS transistor with a
tunneling injector: top view and side view.
current density is theoretically characterized by the Fowler-
Nordheim equation [2]:
𝐽 = 𝛼𝐸
2 exp(−
𝛽
𝐸
) , (3)
where 𝐽 is the current density, E is the electrical field in the
oxide, and𝛼 and𝛽 are technological constants. For simplicity,
we assume that charge injector-floating gate structure is a
parallel plate capacitor of area 𝐴 separated by a distance 𝑑.
Thus, the electric field in the injector is given by
𝐸 =
𝑉ox
𝑑
, (4)
where𝑉ox = 𝑉tun−𝑉FG. Considering that current tunneling is
achieved through all the charge injector area, we can express
(3) as follows:
𝐼FN = 𝐴𝛼(
𝑉ox
𝑑
)
2
exp(−
𝛽𝑑
𝑉ox
) , (5)
where 𝛼 and 𝛽 are fit parameters which must be extracted
experimentally from CMOS technology.
In order to obtain 𝛼 and 𝛽 from experimental data, (5)
must be linearized.Therefore, using natural logarithm in both
sides, (5) is transformed to
ln(
𝐼FN
𝑉2ox
) = ln( 𝐴
𝑑2
𝛼) −
𝛽𝑑
𝑉ox
. (6)
(a)
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Figure 4: (a) Capacitor microphotograph. (b) Measuring equip-
ment and testing structure.
This has the linear form
𝑦 = 𝑘 − 𝛽𝑑𝑥, (7)
where
𝑦 = ln(
𝐼FN
𝑉2ox
) , 𝑘 = ln( 𝐴
𝑑2
𝛼) , 𝑥 =
1
𝑉ox
. (8)
Thus, through the I-V characterization of poly1-poly2 injec-
tor, 𝛼 and 𝛽 can be extracted using linear fitting.
2.1. Parameter Extraction. Several testing poly1-poly2 capac-
itors were designed and fabricated on CMOS 0.5 𝜇m technol-
ogy; these capacitors have an areaA = 180 𝜇m × 210 𝜇m and d
= 38.4 nm (Figure 4).The I-V curves from 40 capacitors were
obtained using Keithley 2400 sourcemeters. The extracting
methodology was accomplished with the arithmetic average
of the I-V curves. The following values for 𝛼 = 86.51 ×
10
−12 A/V2 and 𝛽 = 150.56MV/cm were obtained; conse-
quently, the F-N current expression is
𝐼FN = 86.51 × 10
−12
(
A
V2
)𝐴 (
𝑉ox
𝑑
)
2
× exp(−150.56 × 10
6
(V/cm) 𝑑
𝑉ox
) .
(9)
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Figure 5: Five structures with F-N tunneling current, average curve,
and F-N model using technological parameters.
This expression brings a close approximation for the F-N
current for a given poly1-poly2 tunneling injector with area
𝐴 and distance 𝑑 between plates.
Only five I-V curves from different capacitors are shown
for clarity in Figure 5; the average curve and the 𝐼FN model
for the capacitors are also shown in the same plot. A good
fitting among I-V measurements, average, and the proposed
𝐼FN model can be noticed.
3. Memory Cell Design
Thecurrent-mode analogmemory cell proposed in this paper
stores charge onto the floating gate of MFG
1
and MFG
2
transistors in order to set a given current 𝐼mfg and 𝐼out,
(Figure 6). This current is stored permanently and results
from the copy of an input current 𝐼in by using a feedback loop.
Thus, the stored charge can be read out as an analogue current
from MFG
2
. Some important electrical characteristics of the
cell are presented in Table 1.
The operation of the storage cell is explained in three
stages as follows.
3.1. Initialization. Thecapacitor𝐶
2
is set to an initial potential
of 𝑉tun = −25V and transistor M12 must be turned on in
order to lead𝑉
𝑐
to ground.This condition𝑉
𝑐
= 0V sets𝑉FG =
0V through capacitor 𝐶
1
. As a result, 𝑉ox = −25V enabling
F-N tunneling current through poly1-poly2 capacitor 𝐶
2
.
Consequently, electrons are injected to the FG causing a
potential drop of 𝑉FG relative to ground, increasing the
current 𝐼mfg from MFG1 transistor. This memory has been
verified to store analogue current values in the range of 30 𝜇A
< 𝐼out < 70 𝜇A; therefore, the initial current condition must
Table 1: Electrical values for the memory cell.
Electrical parameter Value
𝑉DD1 3.3 V
𝑉DD2 8V
𝐶
1
1 pF
𝐶
2
3 fF
𝐶par 360 fF
𝑅
1
, 𝑅
2
1𝐸99Ω
MFG1,2 6 𝜇m/3𝜇m
𝑀1,𝑀2,𝑀4,𝑀5 6 𝜇m/3𝜇m
𝑀3 30 𝜇m/1.5𝜇m
𝑀6,𝑀9 12𝜇m/6 𝜇m
𝑀7,𝑀8 30𝜇m/6 𝜇m
𝑀10 12𝜇m/6 𝜇
𝑀11 60𝜇m/6 𝜇m
𝑀12 100 𝜇m/1.5𝜇m
𝐼bias 50 𝜇A
𝑉ref 1.5 V
𝑉
𝑏1
3.3 V
𝑉read 0–3.3 V
fulfill 𝐼mfg > 70 𝜇A for a proper operation of the cell feedback
loop.
3.2. Programming. The programming stage starts setting
an input current value 𝐼in, which will be stored in the
cell permanently. A potential of 𝑉tun= 25V must be also
established on 𝐶
2
and transistor M12 must be turned off.The
current to be stored is introduced by the current source 𝐼in,
where transistors M1, M2, and M3 act as a cascode current
mirror with high output impedance at node “x.” Thus, node
“x” will have high gain and since 𝐼mfg > 𝐼in, the potential in
this node will be close to 𝑉DD1. The comparator allows even
a higher gain from node “x” and was considered in order
to reduce the error of 𝐼out/𝐼in. Moreover, this comparator
allows an adjustable reference through 𝑉ref. The push-pull
inverter brings a rail-to-rail output from the comparator
output; indeed, this inverter has a 𝑉DD2 = 8V whose output
𝑉
𝑐
is induced to the FG through capacitor 𝐶
1
.
Thus, when voltage at node “x” is close to 𝑉DD1, the
inverter brings 𝑉
𝑐
= 0V which sets the FG also to 0V, as
mentioned above. This voltage difference between 𝑉tun and
𝑉FG is greater than 24V (𝑉ox > 24V); then, electron tunneling
is achieved, which extracts electrons from the FG causing an
increase on 𝑉FG. As a result, the current 𝐼mfg is decreased.
Consequently, potential 𝑉FG rises until node “x” reaches 𝐼in
≈ 𝐼mfg by the use of the feedback loop. When 𝐼in is slightly
greater than 𝐼mfg, the potential at node “x” drops to a value
near ground; this causes a “high” output from the inverter,
𝑉
𝑐
= 8V.This 8V output of the circuit applied to𝐶
1
capacitor
stops tunneling since now𝑉ox < 24V.This control loopmakes
this cell a novel design since only 8V on-chip is necessary in
order to stop tunneling with the feedback loop.
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Figure 6: Analog current-mode memory cell.
Finally, 𝐼mfg current of MFG transistor will be equal to 𝐼in
current, which is permanently stored by means of the stored
charge in the FG.
3.3. Reading. Cell reading is performed under the following
conditions: 𝑉tun = 0V and 𝑉𝑐 = 0V. For this purpose,
transistor M12 must be turned on in order to lead 𝑉
𝑐
to
ground. The output current 𝐼out is a copy of 𝐼mfg and is
obtained from the drain of transistor M4.
4. PSpice Simulations and
Experimental Results
4.1. Macromodel for 𝐼tun Electrical Simulation. Spice is a
world standard program for electrical circuit simulation. A
macromodel is a combination of Spice models used for a
special purpose device. Since F-N tunneling current is not
modeled in Spice, the F-N expression is implemented as a
macromodel with the use of a voltage-controlled current
source (VCCS); that is,
𝐺1 1 2 VALUE = {190.1𝑒 − 9 ∗ [𝑉 (1) − 𝑉 (2)]2
∗ EXP{ −578.15
[𝑉 (1) − 𝑉 (2)]
}}
𝑅1 1 2 1𝑒99,
(10)
where “G” is associated with a voltage controlled current
source and 1 and 2 are the nodes where the current source
is connected. Node 1 represents external applied voltage 𝑉tun
which is ground referenced and node 2 represents the 𝑉FG.
The “VALUE” parameter allows the implementation of (9)
including the injector area of 𝐶
2
; in this case A = 1.8 𝜇m ×
1.8 𝜇m and distance d = 38.4 nm. Additionally, a resistor R1
is included with a high value in order to improve simulation
convergence. The VCCS G1 and R1 are shown in dashed line
in Figure 6.
4.2. Spice Electrical Cell Simulation. An electrical cell simu-
lation using PSpice is shown in Figure 7.The cell also includes
resistor R2, which is used for improving convergence and
helps the simulator to set the DC operation point at the
floating gate. Furthermore, capacitor 𝐶par models the FG-
substrate parasitic capacitor. In this case this capacitor can be
calculated using the layer capacitance parameters given by the
foundry and the injector area, in this case, has a value of 𝐶par
= 360 fF. When an input current 𝐼in = 70𝜇A is established
on the cell, the initial output current is 𝐼mfg = 160 𝜇A and
after 40 s this output current drops to ∼70 𝜇A. At this point,
𝑉
𝐶
rises to 8V and F-N tunneling is stopped. Afterwards, at
50 s, the𝑉tun is removed and transistor M14 is turned on; this
enables the readout current, 𝐼out = 70.1 𝜇A. The cell worked
properly at the range 70𝜇A < 𝐼out < 30 𝜇A.The highest error,
error = |𝐼out − 𝐼in|, is obtained when current values are near
30 𝜇A. It is important to notice that although a deviation
in (9) could be present, only the cell convergence time to
reach 𝐼in ≈ 𝐼mfg would be affected by several seconds. A
microphotograph of a chip is shown in Figure 8.
The measured relative error percentages for several pro-
gramming input current values are shown in Figure 9. The
error calculation was considered using
error% =
󵄨󵄨󵄨󵄨󵄨󵄨󵄨󵄨
𝐼out − 𝐼in
𝐼in
󵄨󵄨󵄨󵄨󵄨󵄨󵄨󵄨
× 100. (11)
From experimental data, the error is less than 5% in the
range 70𝜇A < 𝐼out < 50𝜇A. Therefore this is considered the
working range of the cell. In Figure 10, the plot shows a set
of five cells supplying currents between 𝐼out = 60𝜇A to 65 𝜇A
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Figure 7: Transient simulation of the analog memory cell for a 70 𝜇A input current.
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Figure 8: Memory cell microphotograph and layout.
over a long period of time.The charge retention of the floating
gate has been confirmedby themeasurements of the cells over
1000 minutes. In submicron technologies, gate leakage is well
known [9]; thus, a constant measurement of the cell could
show a change in the charge trend. Nevertheless, a further
statistical analysis of this situation should be considered
for periods ≫ 1000min, since this could give important
information about the usefulness of the cell, that is, reliability
and refreshing cycles.
In Figure 11, the graph shows ambient temperature mea-
surement at the same time span. A correlational fluctuation
30 40 50 60 70
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Er
ro
r (
%
)
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Chip1
Chip2
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Chip5
Figure 9: Error percentage fromoutput current 𝐼out for several input
current values 𝐼in.
of the current value is observed and caused by the ambient
temperature. Considering Δ𝐼out from Figure 10 and ΔT from
Figure 11, the storage cell presents a temperature dependence
of −221 nA/∘C. Therefore, the stored charge onto the floating
gate does not present a significant change at the same period
of time.
5. Conclusions
In this work, a novel nonvolatile current-mode analog mem-
ory cell architecture is presented. A control loop is used
with only 8V to stop F-N tunneling. This is a new approach
that allows the use of standard circuitry internally in order
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to program nonvolatile analog cells on chip. Experimental
results show that the cell presents a useful range of values
with amaximum error of 5%.The functionality of the cell was
analyzed through a long period of time (1000min) and also
temperature performance was analyzed.
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